On the FPGA board (Figure 1 ) a pseudo-random data-bit-stream is continuously generated, bi-phase mark (BPM) encoded with a 40 MHz clock and optically transmitted for subsequent decoding to the opto-board exposed to the 24 GeV/c proton beam [7]. Both recovered signals, data and clock, are transmitted optically back to the FPGA board. The returned optical signals are converted into electrical signals by a commercial transceiver. The returned databits are sampled by a 40 MHz reference clock on the FPGA board and compared to the data-bits originally generated. A difference in the compared bits causes the next 64 clock cycles to be recorded, as well as the preceding 7 cycles. As with the data-bits, the alternating states of the returned clock are continuously sampled by an 80 MHz reference clock. Both clock state sequences 1-0-0 and 0-1-1 are considered to be clock errors and are also used by the test-system to trigger the event recording.
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A total of 11065 events were collected in this study, among them 8474 events of type-D, 1192 events of type-C and 1399 events of type-B. The frequency of SEU occurrence for several conditions of transmitted data-bits and recovered clock states is summarized in Table 1. The SEU cross-section decreases rapidly with the increasing amplitude of the input light signal (Figure 2 ). From a practical standpoint, this observation provides a way to mitigate the SEU effects by boosting the amplitude of the input light signal to the PiN-diode receiver. We conclude from the decomposition of the total SEU rate into D, C and B contributions ( Figure 2 ), that the type-D events clearly dominate the SEU rate for all optical power settings with nearly 77% probability of occurrence. Furthermore, for type-C and -B events a relative contribution of the order of 12% each was observed for all optical settings.
The type-D events appear as 0-to-1 and 1-to-0 bit-flip errors with relative rates measured as 92% and 8% respectively. When the data stream is bi-phase-mark encoded, both 0-to-1 and 1-to-0 bitflip modes are technically possible. The error rate for the 0-to-1 transition is expected to be the largest. The 1-to-0 bit-flip contribution is explicitly confined to low values of optical power (Figure 3 ). Thus for PiN-photocurrents exceeding 40 μA only the 0-to-1 mode is of practical concern.
Figure 3: Dependence of the SEU rate for events type-D, case resolved, as a function of PiN-diode photocurrent.
Figure 4:
Dependence of the SEU rate for events type-B, case resolved, as a function of PiN-diode photocurrent.
• Most of type-B events (case 7, Figure 4 ) have one clock cycle with its high state missing while at the same time the associated databit is originally set to '1' but decoded as '0'; here the corrupted clock cycle produces a bit error one clock cycle later.
• A chain of inverted clock cycles was observed for all events of case 10 (only 3.5% of all SEU cases). The inverted clock chain is spanned mostly by two data-bit errors. These events are correlated with a high number of data-bits set to '1' and transmitted in a single-chain. The inverted clock becomes re-inverted to its original state by the appearance of a data-bit set to '0' thus ending the preceding data-bit '1' sequence.
• The events with inverted clock appear to have two different origins, one favoured at lower optical input power, with an odd number of inverted clock-states, the other being input-powerindependent, with an even number of inverted clock-states.
• Other SEU rates (case 8 and 9) are significantly suppressed and confined mainly to input optical power below 40 μA. • The type-C events are characterized by only one clock cycle affected and no data-bit errors. In 80% of cases they have one clock cycle with a missing high state while at the same time the data-bit under transmission (one clock cycle later) is set to '0' (case 4, Figure 5 ). This event mode shows a typical SEU rate decline with increasing optical input power.
• In contrast, for data-bit transmitted as '1' (case 5), the SEU rate appears to be independent of the PiN-diode photocurrent amplitude with the exception of the lowest power setting. This may indicate that the cause of the upset may be in the decoding part of the receiver chip.
• Events displaying one missing clock-low state (case 6) are both suppressed as expected and mostly confined to lower optical input power.
Our time-resolved SEU measurement provides useful information about the event's internal bit-structure, presumably the location of occurrence, and indirectly, the mechanism of the error introduction in the optical receiver assembly.
• The main SEU contribution, more than ¾ of all cases, has the simplest possible structure: only one data-bit is flipped, mostly 0-to-1. The 1-to-0 bit transition occurs with a rate one order of magnitude lower and is confined to low optical input power.
• Approximately ¼ of all SEU cases have the decoding clock affected by the SEU incident. In 20% of all SEU cases only one clock cycle is disturbed resulting in the clock's high state to be missing. If at the same time the transmitted data-bit is high, then additionally a 1-to-0 data bit-flip normally occurs.
• In about 3.5% of all SEU cases the recovered clock becomes reversed for a period of up to 10 clock cycles, where mostly two data bit-flips span the reversed clock burst. Here the decoding circuit gets upset and locks temporarily to the data-bit transitions instead of the nominal clock transitions.
• The time-resolved measurement provides evidence for SEU cases which are strongly confined to lower optical input power and thereby more likely to be attributed to the PiN and TIA locations, as well as other cases mostly independent of the optical input power and thus favoring SEU incident locations in the decoding part of the receiver. The underlying selection was done by considering the number of bit-flips as well as affected clock states per SEU incident in parallel with distinguishing between three types of clock state deficiencies (H→L, L→H swaps and inverted clock), as well as two bit-flip modes (0→1 and 1→0). Furthermore, in absence of bit-errors the transmitted bit-type ('0' or '1') was noted. As a result of this classification there are ten SEU occurrence cases (Table 1) .
Three categories of upset-incidents were defined:
• Type-D (Data) with only data-bit errors but no clock deficiency, • Type-C (Clock) with clock deficiency but no data-bit errors, • Type-B (Both) with both data-bit errors and clock deficiency.
A few typical events of each type are shown below; a '+' and '-' indicate 0→1 and 1→0 bit-flip errors respectively: •The primary aim of the time-resolved SEU test, performed recently on the receiver part of the optical transceiver, was to gain insight into the patterns of transmitted signals during the occurrence of a SEU. Another motivation was the development of more radiation tolerant optical receivers for future high-rate signal transmission applications [5] . A similar time-resolved errorlogging approach was adopted previously for a set of SEU studies at Multi-Gb/s data transmission rates [6]. Table 1 : SEU frequency of occurrence for various conditions of recovered clock and transmitted data (cases 1 to 10), compiled for events of type-D, -C and -B.
